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ABSTRACT
Multistage operational transconductance amplifier (OTA) has been a major research
focus as a solution to high DC Gain high Gain Bandwidth and wide voltage swing re-
quirement on sub-micron devices. These system requirements, in addition to ultra-large
capacitive load drivability (nF-range load capacitor), are useful in applications including
LCD drivers, low dropout (LDO) linear regulators, headphone drivers, etc. The major
drawback of multistage OTAs is the stability concerns since each added stage introduces
low frequency poles. Numerous compensation schemes for three stage OTAs have been
proposed in the past decade with only a few four stage OTA in literature.
The proposed design is a four stage OTA which uses an active zero block (AZB) to
provide left half plane (LHP) zero to help with phase degradation. AZB is embedded in
the second stage ensuring reuse of existing block hence providing area and power savings.
This design also uses single miller capacitor in the outer loop which ensures improved
speed performance with minimal area overhead. A very reliable slew helper is imple-
mented in this design to help with the large signal performance. The slew helper is only
operational in the events slewing and does not affect the small signal performance.
The proposed design achieves a DC gain of 114 dB, GBW > 1:77MHz and PM >
46:9 for capacitive load ranging from 400pF–12nF (30) which is the highest recorded
range in literature for these type of compensation. It does this by consuming a total power
of 143:5W and an area of 0:007mm2
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1. INTRODUCTION
1.1 Motivation
Operational Transconductance Amplifier (OTA) is an essential building block in ana-
log circuit design. OTAs with ultra large capacitive loads find applications in LCD drivers
[3], low-dropout (LDO) linear regulators [4], headphone drivers [5], sample-and-hold am-
plifier circuits [6], driving cables with load capacitances in the nF range [7] etc. High DC
gain, wide Gain-Bandwidth (GBW) product and large output swing are defining marks of
high performance OTAs. Complementary metal-oxide semiconductor (CMOS) technol-
ogy nodes has seen remarkable scaling of lower feature sizes in recent years. This trend
results in improvement in speed and lower power consumption for digital logic but posing
a challenging design consideration for analogue design.
The expression for a short channel MOS transition frequency (fT ) and intrinsic gain
(gmro) are given in Equation 1.1 and 1.2 obtained from [8]
fT / VEB
L
(1.1)
gmro / L
VEB
(1.2)
where VEB, L, gm and ro are the excess bias voltage (overdrive voltage), channel length,
transconductance and output impedance respectively.
From Equ. 1.1, reduction in the feature size of the CMOS results in higher fT and
hence faster transistor, however Equ. 1.2 shows reduction in the open loop gain. To
improve the reliability of sub-micron devices the VDD scales with minimum feature size.
However, in order to have control over the sub-threshold leakage current, threshold voltage
1
(VTH) don’t scale by the same factor [9]. All these culminates to reduced DC Gain and
reduced output swing affecting the very parameters we care for in high performance OTAs.
Multistage OTA is a viable option to counteract these effects since cascoding is not
possible because of reduced voltage headroom. However each added cascade stage intro-
duces a low frequency pole, in which case a suitable compensation scheme is needed to
ensure the stability of the system. Designing a compensation scheme is relatively easy
for a fixed load, no matter how large. However, designing for a range of load proves to
be challenging for reasons that; at low end of the load the stability is limited by the gain
margin requirement whiles the phase margin place restriction the largest load that can be
driven [3].
Three stage OTAs have been an active research area this past decade providing perfor-
mance enhancement for large capacitive load drive.Four stage OTAs have gained research
interest recently and has been shown to provide similar or even better performance as the
three stage counterpart with less power consumption [10]. The additional transconduc-
tance stage relax the requirement of the various gm blocks and provide extra degree of
freedom. This added benefit of the forth transconductance stage is exploited and a new
topology is proposed.
1.2 Thesis Organization
The 1st chapter introduces the background.
The 2nd chapter describes the concept of frequency compensation. Existing compensa-
tion schemes for both three stages and four stages are reviewed and motivation for
proposed design is derived.
The 3rd chapter details the proposed design with transfer function and design procedure.
Simulation results validating the proposed design is also given
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The 4th Chapter explains the various design trade off of the proposed design.
The 5th Chapter issues the discussions and gives the summary.
The Appendix contains some less-interesting but still significant details. Appendix A
explains ROC and its significance, Appendix B talks about the concept of miller
multiplication, Appendix C explains Local Feedback Loop analysis as a means of
comparing the effectiveness of various topologies in light of load range, Appendix
D shows proposed design layout and Appendix E, some results from Monte Carlo
simulation of the proposed design.
3
2. LITERATURE REVIEW
2.1 Introduction
Feedback system is ubiquitous and has various applications. It is mainly grouped un-
der Positive and Negative Feedback systems with the Negative Feedback System finding
most widely used application in electronics and control following Black’s invention of the
Negative Feedback Amplifier [11]. Negative feedback system has numerous application
benefits which includes gain stabilization, reduction of nonlinearity, impedance transfor-
mation (both input and output) and bandwidth enhancement. However feedback systems
suffer from the potential of being unstable if not designed properly. This chapter explains
the fundamental of feedback control system, stability requirement and discussion of exit-
ing frequency compensation of OTA as an application of feedback system.
2.2 Feedback Control Theory
The basic block diagram of negative feedback control system is shown in Figure 2.1.
It has a direct path (forward) gain denoted by G(s) and feedback gain, H(s). Also X(s)
and Y(s) serves as the input and output of the block diagram with E(s), the feedback error,
being the difference between the input, X(s) and the fed-back output Y(s)H(s).
The following procedure can be followed to obtain the transfer function from X(s) to
Figure 2.1: Basic feedback system block diagram
4
Y(s)
E(s) = X(s) H(s)Y (s) (2.1)
Y (s) = G(s)E(s) = G(s)[X(s) H(s)Y (s)] (2.2)
From Equ. 2.2, the transfer function, Y (s)
X(s)
, is given by
Y (s)
X(s)
=
G(s)
1 +H(s)G(s)
(2.3)
Equ. 2.3 is called the closed-loop transfer function, so called because the output is
sensed and fed-back to the input (forming a closed-loop) to control the system response.
The feedback, in this case the negative feedback, works by minimizing the feedback error
function, Equ. 2.1, in such a way that the output become a replica of the input. Another
important notation is the Loop Gain, L(s) given in Equation 2.5.
The feedback system in Figure 2.1 can be applied to OTA in feedback with G(s) repre-
senting the open loop gain, A(s) of OTA and H(s) the feedback factor mostly denoted by
 which may or may not be frequency dependent. The benefits for connecting OTA in this
configuration can not be overemphasized. Using the open loop gain A(s) and feedback
factor , the closed loop transfer function similar to that in Equ. 2.3 is obtained as shown
below with Y(s) and X(s) respectively denoted as Vout and Vin.
Vout
Vin
=
A(s)
1 + A(s)
(2.4)
L(s) = G(s)H(s) = (s)A(s) (2.5)
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Open loop gain of OTA are mostly sensitive to process, voltage and temperature (PVT)
variations and hence not accurately defined. Desensitization to these open loop effects is
provided through negative feedback.
Vout
Vin
=
A
1 + A
=
1


1 +
1
1 + A

 1

(2.6)
From Equ.2.6, the closed loop gain to the first approximation is given by 1

which is in-
dependent of A(s) and hence PVT assuming that the loop gain, A  1. Gain sensitivity
function is defined by Equ. 2.7 which is inversely proportional to the amount of feedback
(1+L(s)).
SACLA =
ACL
A
A
ACL
=
1
1 + A
(2.7)
ACL
ACL
= SACLA
A
A
=
1
1 + A
A
A
(2.8)
Equ. 2.8 shows the application of the sensitivity function showing that variation in the
open loop gain is reduced by the amount of feedback and hence the closed loop gain is
desensitized from the open loop gain variations [1].
The transfer curve (plot of output against input) of amplifier in open loop has sigmoid
shape and the open loop gain variation with respect to the input, Vin, is bell-shaped with
the highest gain in the vicinity where Vin=0. As Vin moves away from this vicinity the
gain drops creating non-linear effect and finally saturating to the supply rails as shown in
Fig.2.2. Non-linearity can be defined as the change in the small signal gain of a system (in
this the amplifier) as the input dc level is varied. To avoid this non-linearity and distortion,
the negative feedback subtract a fed-back output from the input creating a predistorted
error function. This works to linearized the closed loop and evident in Fig. 2.3
Comparing Fig. 2.2 and Fig. 2.3, it can easily be seen that the linear region of the open
6
Figure 2.2: (a) Open-loop characteristics (VTC and gain a) (b) Response of vo to trian-
gular input vE . Reprinted from [1]
loop system has been extended to wider input range for the closed loop case. The negative
feedback has linearized the system. Analysis of feedback on nonlinearity is extensively
treated in [8, 2]
Negative Feedback also helps in extending the bandwidth of the amplifier. Assuming
that A(s) is modelled as single pole system, the transfer function is given by
A(s) =
Ao
1 + s
!o
(2.9)
where Ao and !o are the low frequency gain and the 3-dB bandwidth respectively. With
this definition for A(s), the closed loop transfer function can be expressed as
Vout
Vin
=
Ao
1+ s
!o
1 + Ao
1+ s
!o
=
Ao
1+Ao
1 + s
(1+Ao)!o
(2.10)
Comparing the 2.9 and 2.10, it can be seen that the closed loop 3-dB bandwidth has
been extended by the amount of feedback (1 + Ao). It can also be seen that the gain has
7
Figure 2.3: (a) Closed-loop characteristics (VTC and gain A= 1

= 10 ) (b) Input vi
undistorted output vo and predistorted error signal vE . Reprinted from [1]
been reduced by the same amount and as a results the gain bandwidth is constant for both
open and closed loop system.
2.3 Stability of Feedback System
It is important to note that the transfer function derivation is based complex numbers
and hence has magnitude and direction. Despite the numerous advantages of feedback
system, there is a risk of instability if care is note taking in its design. Negative feedback
works on the principle reduction of error function between the input and fedback output.
However there is a delay between when the output is sensed and finally subtracted from
the input to generate the error function. This delay may results in overcompensation of the
input error resulting in regenerative effect causing the error function to diverge and hence
drive the system unstable.
Considering Equ. 2.4, repeated below for emphasis
Vout
Vin
=
A
1 + A
=
1


1 +
1
1 + A

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when A(s = jw) =  1, Vout
Vin
= 1=0 = 1 resulting in instability. Under this condition
the circuit amplifies its own noise until it eventually begins to oscillate. This condition is
defined formally below
jA(jw)j = 1 (2.11)
6 A(jw) = 180 (2.12)
and are called the "Barkhausen’s Criteria". The criteria state that oscillation occurs at a
frequency ! when a total phase shift of 360 is travelled around the loop and at a gain
greater than or equal to 1. Since negative feedback accounts for 180 phase of the total
360 phase required for oscillation, the signal is left with additional 180 phase shift for
oscillation to occur if the gain  1 hence the criteria.
From another perspective, stability can be determined by inspecting the denominator
of the closed loop transfer function and observing if the real parts of the roots are negative
or positive. The system is stable if the real parts of roots of closed loop denominator,
called poles of the closed loop system, are negative [12].
This may suggest the determination of closed loop poles to establish stability but closed
loop transfer function is not always readily available. An alternative way is to determine
the stability from the open loop transfer function and there are existing tools to do this.
One the numerous ways is using Stability Margins to determine stability. Phase Margin
(PM) and Gain Margin (GM) form the stability margins.
PhaseMargin is the amount degrees by which 6 A(j!x) can be reduced until it reaches
-180. Crossover frequency, !x, is the frequency at which the open loop gain becomes
9
Figure 2.4: Bode plot with GM and PM
unity or 0 dB. The mathematical expression of PM is given below in Equ. 2.13
PM = 180 + 6 A(j!x) (2.13)
Though a positive number for phase margin means the system is stability, to ensure accept-
able transient response, that is a system with less overshoot and sufficient settling time, a
PM >45 is required [13].
Gain Margin (GM) on the other hand is referenced to ! 180 which is the frequency at
which the phase crosses  180. It is the inverse of the gain measured at a frequency of
! 180 ie it is the amount, the gain at jA(j! 180)j can be reduced until it reaches 0 dB. It
is mathematically expressed dB as
GM = 20log

1
jA(j! 180)j

(2.14)
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Like the PM, a positive GM is required for stability and can be seen on Figure 2.4.
PM most especially has a direct relationship to the overshoot, settling time, rise time etc in
second order system. Its effect can not be directly seen for higher order system, however
they are still used as a measure of the effectiveness of OTA compensation. This approach
will be followed as we discuss the various exiting OTA compensation in the next section.
2.4 Various Compensation
The condition for stability as stated above requires that the total cumulated phase
around the loop be 6 L(j!x)   180. Frequency compensation is modifying the loop
transfer function L(s) in such a way to provide adequate phase margin. From Equation 2.5
L(s) = (s)A(s), one can say that frequency compensation can be achieved by
 modifying the feedback factor (s) which leads to external frequency compensation
 modifying the open loop transfer function A(s), which leads to internal frequency
compensation
 modifying both (s) and A(s)
External compensation which includes loop gain reduction, input-lag compensation,
feedback-lead compensation etc is usually done to change the amplifier characteristics
at the application level [1]. Figures 2.5 and 2.6 show respectively the various external
compensation strategies and their frequency response. Internal compensation strategy on
the other hand is concerned with modifying the amplifier characteristics at the integrated
circuit (IC) level and will be the focus of this review.
Modification of the open loop characteristics is done so as to ensure that even in the
worse case frequency independent feedback ( = 1 ), the system remains stable. Internal
frequency compensation is broadly grouped under 5 headings, namely:
11
(a) Loop gain reduction (b) Input-lag compensation
(c) Feedback lead compensation
Figure 2.5: External compensation strategies.
Reprinted from [1]
1. Dominant Pole Compensation 2. Shunt Capacitance Compensation
3. Miller Compensation 4. Pole-Zero Compensation
5. Feedforward Compensation
2.4.1 Dominant Pole Compensation (DPC)
Under this compensation scheme, the poles of the uncompensated amplifier are not
altered. Compensation is achieved by creating additional pole at a low enough frequency
such that it becomes the dominant pole and produces -20 dB/dec roll-off until the crossover
frequency (fx). This ensures that the rate of closure (ROC) given by Equation 2.15 is 30
dB which implies PM  45. The relationship between ROC and PM is elaborated in
Appendix A
ROC = j 1
(jfx)
j   jA(jfx)j (2.15)
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(a) Loop gain reduction response (b) Input-lag response
(c) Feedback lead response
Figure 2.6: Frequency response of various external compensation strategies
Reprinted from [1]
TDPC =
ao
(1 + s=f1)(1 + s=f2)(1 + s=f3)(1 + s=f4)
(2.16)
where fi  12RiCi , i=1, 2, 3, 4 and fD = f4.
Dominant Pole Compensation does not use any of the exiting poles but introduce an-
other pole shown in Figure 2.7 which limits the bandwidth of the system. The approximate
transfer function of the system is given by Equation 2.16. The highest achievable gain
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bandwidth is the dominant pole (f1) of the uncompensated system which is mostly low.
Figure 2.8 illustrate the compensation and the gain bandwidth limitation.
Figure 2.7: Amplifier with dominant pole compensation
Reprinted from [1]
Figure 2.8: Magnitude response showing dominant pole compensation
2.4.2 Shunt Capacitance (SCC)
Unlike the DPC, shunt capacitance compensation (SCC) uses the system’s exiting
poles by rearranging these poles to ensure an ROC of  30 dB. It does this through Cc
which pushes the first pole to lower enough frequency as shown in Figure 2.9. Equation
2.17 is the transfer function of the system shown in Figure 2.9.
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Figure 2.9: Amplifier with shunt capacitance compensation
Reprinted from [1]
TSCC =
ao
(1 + s=fD)(1 + s=f2)(1 + s=f3)
(2.17)
where fi  12RiCi , i=2, 3 and fD  12R1(C1+Cc) .
The highest gain bandwidth product that can be obtained is f2 which is mostly larger
that f1 ie higher GBW can be obtained in this case than in the DPC case. The capacitor
Cc required for compensation is mostly big and may not suitable for monolithic IC de-
sign because of area constraint. Figure 2.10 shows the compensation using SCC and the
movement of the poles.
Figure 2.10: Magnitude response showing shunt capacitor compensation
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2.4.3 Miller Capacitor Compensation(MCC)
This compensation strategy shown in Figure 2.11 uses the miller multiplication of
capacitor (explained in Appendix B) to implement compensation using smaller capacitor
value hence saving area. It ensures pole-splitting pushing the dominant pole to lower
frequency and the non-dominant pole to higher frequency for increasing compensation
capacitor Cc.
Figure 2.11: Amplifier with miller capacitor compensation
Reprinted from [1]
Miller capacitor compensation (MCC) is one of the widely used compensation scheme
in monolithic IC because it achieves pole splitting, shown in Figure 2.12, with minimum
capacitor which saves area. It however, creates a non-minimum phase zero (RHP zero)
because of the alternative feedforward path it provides for signal to flow to the output
through Cc. There exit numerous techniques to combat this effect and still harness its
benefits. These techniques will be touched on in a later section. Figure 2.13 shows the
magnitude response and the gain bandwidth limitation of miller capacitor compensation.
It can be seen that GBW is limited by f3 which is higher than f2 hence MCC has the
highest achievable GBW in comparison to SCC and DPC.
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(a) Before miller compensation (b) After miller compensation
Figure 2.12: P-Z map illustrating miller compensation
Figure 2.13: Magnitude response showing miller capacitor compensation
2.4.4 Pole Zero Compensation (PZC)
Pole Zero Compensation (PZC) is a variant of SCC where a capacitor in series with
resistor, illustrated in Figure 2.14, is used instead of just a shunt capacitor. Rc  R1 and
Cc  C1 ensures that the first dominant pole is pushed to a sufficiently low frequency so
as to obtained an ROC  30 dB ensuring stability.
In addition to this PZC create a zero to cancel the first non-dominant pole f2 such
that f3 becomes the first non-dominant pole after compensation. It can be seen that the
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Figure 2.14: Amplifier with PZ compensation
Reprinted from [1]
maximum achievable GBW is f3 which is mostly greater than f2. The p-z map of the
system, before and after PZC is illustrated in Figure 2.15. Also Figure 2.16 shows the
magnitude response and the GBW limitation of system with pole-zero compensation.
(a) Before pole-zero compensation (b) After pole-zero compensation
Figure 2.15: P-Z map illustrating pole-zero compensation
2.4.5 Feedforward Compensation
Under this compensation scheme, a feedforward bypass is provided around the speed
bottleneck path. This ensures that slow path is avoid at high frequency to increase the
speed of the system. The feedforward path is mostly implemented shown in Equ.2.19 as
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Figure 2.16: Magnitude response showing pole-zero compensation
a high pass attenuating the signal at low frequency but passing it at high frequency. From
Figure 2.17 one can write input-output transfer function as Equ.2.18
Vo
Vin
= (a1(s) + hff (s))a2 (2.18)
hff =
jf=fo
1 + jf=fo
(2.19)
Figure 2.17: Amplifier with feedforward compensation
Reprinted from [1]
At low frequency jhff (s)j  ja1(s)j hence Vo=Vin = a1(s)a2(s) = a(s). This shows
that the high gain at low frequency for the uncompensated amplifier is not degraded. At
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high frequency jhff (s)j  1  ja1(s)j hence Vo=Vin  a2(s). This proves that the
systems dynamics at high frequency is solely controlled by a2 and the slow path a1 is
avoided.
The feedforward path can also be implemented with a transconductance stage. Numer-
ous benefits including RHP zero compensation, pole-zero cancellation and improvement
in large signal performance can be obtained by using a single transconductance stage as
feedforward path.
2.5 Existing Op Amp Compensation
Under this section we look at existing amplifier compensations, which include, as we
will see a combination of the above internal frequency compensation strategies. This
sections looks at the various three-stage and four-stage OTA compensation schemes.
2.5.1 Compensation Schemes: Three Stage OTA
Compensation schemes for three-stage OTAs has been a well-developed research area.
There exist numerous schemes and for the purpose of this thesis will be grouped under
three main headings.
Compensation with two miller capacitor
The direct application of miller compensation to three stages results in a famous com-
pensation scheme called nested miller compensation (NMC) [14] shown in Figure 2.18a.
From the transfer function of NMC given in Equation 2.20, there two zeros associated
with this configuration, a left half plane (LHP) zero and a right half plane (RHP) zero.
The zeros are assumed to be at higher frequency and hence do not affect the stability. This
assumption requires pumping more current to push these zeros out of the frequency of
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interest.
Av;NMC =
gm1gm2gmLRo1Ro2RoL

1  sCm2
gmL
  s2Cm1Cm2
gm2gmL

(1 + sCm1gm2gmLRo1Ro2RL)
h
1 + sCm2(gmL gm2)
gm2gmL
+ s2 CLCm2
gm2gmL
i
 gm1gm2gmLRo1Ro2RoL
(1 + sCm1gm2gmLRo1Ro2RL)

1 + sCm2
gm2
+ s2 CLCm2
gm2gmL
 (2.20)
The most common design procedure involves the assumption of unity feedback and using
butterworth condition as elaborated in [15]. According to [15], the internal compensation
capacitor limits the speed of the system. Also the sizes of the compensation capacitors are
comparable to CL hence not suitable for large capacitive loads.
There are variants of NMC so implemented to improve its short comings. To avoid the
RHP zero of NMC which is due to the feedforward path for the small signal, nested miller
with nulling resistance (NMCNR) is implemented [16]. As shown in Figure 2.18b ,the
resistor, Rm, increases the forward path impedance reducing the feedforward signal and
hence pushing the RHP to higher frequency. The RHP zero can altogether be eliminated
by ensuring that Rm = 1=gmL as can be seen from the transfer function in Equation 2.21.
The PM is increased because of the LHP left after the elimination of the RHP.
Av;NMCNR =
gm1gm2gmLRo1Ro2RoL
1 + sCm1gm2gmLRo1Ro2RL

0@1 + s
h
Cm1Rm + Cm2

Rm   1gmL
i
+ s2Cm1Cm2(gmLRm 1)
gm2gmL
1 + sCm2(gmL gm2)
gm2gmL
+ s2 (1 gm2Rm)CLCm2
gm2gmL
1A

gm1gm2gmLRo1Ro2RoL

1 + sCm1
gmL

(1 + sCm1gm2gmLRo1Ro2RL)
h
1 + sCm2(gmL gm2)
gm2gmL
+ s2 (1 gm2Rm)CLCm2
gm2gmL
i
(2.21)
Multipath nested miller compensation (MNMC)[15] uses a feedforward transconduc-
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tance to create a low frequency zero to cancel the first non-dominant pole so as to increase
both GBW and PM. As shown in Figure 2.18c, gmf1 is sized so as to eliminate the second
pole. Though the pole-zero cancellation is within the band of interested it was shown in
[15], to be stable for different condition of CL and gmL hence it is stable under dynamic
conditions at the output. The transfer function is given in Equation 2.22 from which the
condition of gmf1 is given (Equation 2.23) and elaborated in [15]
Av;MNMC =
gm1gm2gmLRo1Ro2RL

1 + s
Cm1gmf1
gm1gm2

(1 + sCm1gm2gmLRo1Ro2RL)

1 + sCm2
gm2
+ s2 CLCm2
gm2gmL
 (2.22)
gmf1 = 4:45gm2 (2.23)
NGCC (shown in Figure 2.18d) introduced by You et al [17] has a compact transfer
function and hence compact design procedure than any of the above schemes. It ensures
that the feed forward signal through the various compensation capacitors are eliminated by
a feedforward transconductance. By setting gmfi = gmi, the circuit reduces to a non-zero
system similar to NMC without requiring the gmL  gm1; gm2 condition. The transfer
function is given in Equation 2.24. A variant of NGCC called NMC with feedforward Gm
stage (NMCF) [15] shown in Figure 2.18e takes advantage of LHP zero to improve the
PM. The transfer function of NMCF is given by Equation 2.25 with kg = gm2=gmL and
m = (gmf2=gm2) > 1. The condition on m is necessary to ensure LHP poles and hence
stability of the system.
22
Av;NGCC;3 =
gm1gm2gmLRo1Ro2RL
h
1 + s
Cm2(gmf2 gm2)
gm2gmL
+ s2
Cm1Cm2(gmf1 gm1)
gm1gm2gmL
i
(1 + sCm1gm2gmLRo1Ro2RL)
h
1 + s
Cm2(gmf2 gm2+gmL)
gm2gmL
+ s2 CLCm2
gm2gmL
i
=
gm1gm2gmLRo1Ro2RL
(1 + sCm1gm2gmLRo1Ro2RL)
h
1 + s Cm2
gm2gmL
+ s2 CLCm2
gm2gmL
i
(2.24)
Av;NMCF =
gm1gm2gmLRo1Ro2RL
h
1 + sCm2(m 1)
gmL
  s2Cm1Cm2
gm2gmL
i
(1 + sCm1gm2gmLRo1Ro2RL)
h
1 + s
Cm2(gmf2 gm2+gmL)
gm2gmL
+ s2 CLCm2
gm2gmL
i
(2.25)
Transconductance with capacitance feedback compensation, TCFC [18] is another
variant of NMC where a current buffer is added to the innermost loop capacitor as shown
in Figure 2.18f. This has the advantage of preventing the feedforward small signal and
hence blocking RHP zero. It has additional feedforward transconductance which helps
with large signal performance.
Another compensation scheme using two miller compensation capacitors is reverse
nested miller compensation (RNMC)[14]. As shown in Figure 2.18g, this compensation
scheme differs from NMC primarily by the internal loop. RNMC does not suffer speed
degradation because the internal compensation capacitor Cm2 does not load the output ca-
pacitor. RNMC feedforward with nulling resistor (RNMCFNR) and Reversed active feed-
back frequency compensation (RAFFC) [19] are variants of RNMC as shown in Figure
2.18h and 2.18i respectively, with enhanced performance and also power and area savings.
Also RAFFC has the added advantage of no extra circuitry as proposed by [19]. Positive
feedback compensation (PFC)[20] is topologically similar to RNMC with the only differ-
ence being the polarity of the second and third transconductance stages as shown in Figure
2.18j. The second stage form a positive feedback with Cm2 which provides damping factor
control for complex poles.
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Compensation with no inner miller capacitor
Though RNMC and its variant improves the speed by reducing the output loading by
the inner capacitor, the presence of two capacitors for compensation increases the area
especially for large capacitive loads. To further improve the speed and reduce the area for
large loads, the innermost capacitor is removed and various means are provided to control
the damping factor in the following compensation schemes.
Damping factor control frequency compensation (DFCFC) [21] as said earlier removes
the inner capacitor and with damping factor control block made up of a transconductance
and a feedback capacitor, controls the damping factor of the complex pole. This helps
prevent peaking in the frequency response. Large signal improvement is ensured by a
push-pull effect through gmf2 as shown in Figure 2.19a.
Single miller capacitor (SMC) and single miller capacitor with feedforward compensa-
tion (SMFFC) [22] uses feedforward transconductances (one in SMC and two in SMFFC)
to improve system performance shown respectively in Figures 2.19b and 2.19c. SMC uses
pole-zero cancellation for improved system performance and in addition to this, SMFFC
adds LHP improving the PM of the system.
To prevent the RHP zero and to reduce the compensation capacitance saving the area
overhead, a variant of SMC without the feedforward transconductance and with current
amplifier in the feedback path is proposed as shown in Figure 2.19d. This scheme called
single capacitor with current amplification compensation (SCCAC)[23] has recorded load
range of about 20 in literature.
Cross feedforward cascode compensation (CFCC)[24] is topologically same as SMFFC
with the only different being the cascode compensation shown in Figure 2.19e. The cas-
code compensation which is miller compensation with current buffer prevents the RHP
zero due to feedforward signal through Cm
To counteract the damping factor effect of the complex pole of system after remov-
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ing the inner capacitance, a passive LHP zero is introduce to improve system perfor-
mance. This compensation scheme called impedance adapting compensation (IAC)[25]
has increased bandwidth with this added zero. A variant of IAC called ultra area-efficient
(UAE)[26] amplifier has all the benefits of IAC with an added benefit of area savings. Also
the position of passive zero block which is a resistor in series with a capacitor is at the out-
put of the first stage not at the second stage as in IAC. The current buffer in feedback path
help eliminate the RHP zero in the system. Figures 2.19f and 2.19g show compensation
schemes IAC and UAE respectively.
The authors of [3] proposed a compensation which similar to UAE with the only differ-
ence being how the LHP zero is generated. In the case of [3], LHP zero is created from an
active zero generation block shown in Figure 2.19h. The author of [3] uses local feedback
loop (LFL) analysis and realized that the added passive zero block in addition to creating
a LHP zero creates a low frequency pole with limits the ! of the local feedback loop of
IAC [25]. An active zero generation block does not have this effect and hence ensures
extension of the load range of the amplifier (15).
The author of [27] introduces a buffer between the active zero block of [3] to further
prevent the limit on the ! provided by the active block. The active zero generation block
provides a heavy savings on area with minimal/no power overhead when blocks are reused.
This compensation scheme is shown in Figure 2.19i
Compensation with complex compensation
This section comprises compensation schemes that involve combination of already
exiting schemes.
Dual active capacitive feedback compensation (DACFC)[28] uses only one capacitor
with two buffers feedback to the output of the first and second stages as shown in Figure
2.20a. It is similar to CFCC and because of the single capacitor prevents the output stage
loading by the inner capacitor which in effect improve the speed performance. The buffers
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help in the elimination of RHP zero of the system saving power and ensuring improved
system performance.
Dual loop parallel compensation (DLPC)[29] combines the benefits of DFCFC in con-
trolling the damping factor and cascode miller compensation which eliminate the RHP
zero in a single amplifier as shown in Figure 2.20b. This results in an increased unity gain
frequency.
Active feedback frequency compensation (AFFC) [30] has two basic blocks, a high
gain block and a high speed block. The high speed block provides an alternate path to skip
slow high gain block. The high speed block is composed of cascode miller compensation.
This helps to increase the bandwidth. AC boosting compensation (ACBC)[31] is similar
to AFFC in the sense that an alternate path is provided to curb the gain reduction of the
second stage at high frequency. This alternate path called a high frequency gain stage
is wrapped around the second stage and help to extend the unity bandwidth. AFFC and
ACBC are shown in Figure 2.20c and 2.20d respectively.
2.5.2 Compensation Schemes: Four Stage OTA
Four stage OTAs have been an active research area recently. The compensation scheme
can be traced back to application of three stage compensation schemes on four stages. The
initial assumption that the added stage increases power consumption and complicates the
compensation scheme has been refuted as some compensation schemes have comparable
or even lower power consumption with comparable or better results as their three stage
counterpart. Also the added stage can serve to provide extra degree of freedom to realize
various performance parameters cared about.
[32] is a four stage OTA using two miller compensation with nulling resistor shown in
2.21a. Two zeros generated are placed in such a way to help with the phase degradation.
The system has improved performance but at the expense of power consumption. The
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(a) NMC
Reprinted from [14]
(b) NMCNR
Reprinted from [16]
(c) MNMC
Reprinted from [15] (d) NGCC
Reprinted from [17]
(e) NMCF
Reprinted from [15]
(f) TCFC
Reprinted from [18]
(g) RNMC
Reprinted from [14]
(h) RNMCFNR
Reprinted from [19]
(i) RAFFC
Reprinted from [19]
(j) PFC
Reprinted from [20]
Figure 2.18: Three stage OTA:Compensation with two miller capacitor
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(a) DFCFC
Reprinted from [21]
(b) SMC
Reprinted from [22]
(c) SMFFC
Reprinted from [22]
(d) SCCAC
Reprinted from [23]
(e) CFCC
Reprinted from [24]
(f) IAC
Reprinted from [25]
(g) UAE
Reprinted from [26] (h) Reprinted from [3]
(i) Reprinted from [27]
Figure 2.19: Three stage OTA:Compensation with a single miller capacitor
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(a) DACFC
Reprinted from [28]
(b) DLPC
Reprinted from [29]
(c) AFFC
Reprinted from [30]
(d) ACBC
Reprinted from [31]
Figure 2.20: Three stage OTA:Complex compensation
(a) Reprinted from [32] (b) Reprinted from [33]
(c) Reprinted from [10] (d) Reprinted from [34]
Figure 2.21: Four stage OTA:Compensation schemes
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presence of two resistor increases the noise of the system.
Impedance adapting compensation (IAC) scheme is applied to four stage OTA in [34],
[10] and [33]. [10] and [34] has cascode miller compensation which help eliminate RHP
zero in the system. Also according to Figure 2.21c [10] has only one passive zero gener-
ation block at the output of the third stage whiles [34] has two passive generation blocks
at the output of second and third stages as shown in Figure 2.21d. Like [10], the authors
of [33] uses a single passive zero generation block at same location and a simple miller
compensation in the outermost loop as can be seen in Figure 2.21b. [33] uses feedforward
transconductance stages to help improve system performance by ensuring 2 pole-zero can-
cellation in addition to the passive zero generated. Also the large signal performance is
enhanced through second feedforward transconductance.
The effectiveness of the passive zero generation block in these four stage OTA influ-
enced the proposed design which uses a single compensation capacitor and active zero
generation block similar to [3] in a four stage OTA.
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3. PROPOSED DESIGN
As the number gain stages increases, only one form of internal compensation becomes
insufficient to provide the required stability margins for acceptable transient response and
as a results a combination of the various internal compensation technique is used. In this
chapter a four stage OTA with wide capacitive load drive is proposed. The proposed OTA
uses miller compensation and active LHP zero compensation, which is similar to pole-
zero compensation, to compensate the OTA over a wide range of capacitive loads. A
slew rate helper is used to enhanced the slew performance of OTA with minimal power
overhead. The transfer function and design procedure is given in this chapter elaborating
the advantage of this design over the already existing techniques.
3.1 Principle of Operation
The block diagram of proposed design is shown Figure 3.1. As can be seen, there are
five transconductances, namely;gm1, gma, gmb, gm3 and gm4, in the forward path with gma
and gmb implementing gm2 and effectively giving a four stage OTA. Parasitic conductances
and capacitances per stage is denoted by goi and Cpi respectively where i=1, b, 3, 4. goz
and Cpz are the parasitics of the active zero LHP generation block. As stated in previous
chapter, the care about of amplifiers are the gain, speed, area and power consumption. The
gain of the OTA is given by the product of per stage transconductance and conductance
ratios as shown is Figure 3.1.
Each added gain stage introduce a low frequency pole which poses stability issues. The
stability of proposed OTA is ensured through Cm which implements miller compensation
and an active LHP zero block implemented with gmz,Rz andCz. The miller capacitor, Cm,
ensures pole splitting pushing the dominant pole to a lower enough frequency to ensure
single pole characteristics until the crossover frequency. The interaction between high
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Figure 3.1: Block diagram of proposed design
frequency pole due to miller compensation and the second non-dominant pole creates a
high-Q complex pole. This is suppress by the zero created by the active zero generation
block. With this zero carefully placed, the phase degradation by the complex pole is
compensated giving an acceptable PM and hence a good transient response. To help with
the large signal response, an optional feed-forward transconductance, gmf , can be used.
3.2 Transfer Function
The transfer function of the proposed design is obtained based on the following as-
sumptions;
 CL  Cm > Cz  Cpi where i=1,..,4,z and b=2
 gmi
goi
 1 where gm2 = gmagmbgmz , i=1,..,4,z and b=2
The detailed transfer function using the above conditions is given in Equation 3.1.
H(s) =
b0 + b1s+ b2s
2 + b3s
3 + b4s
4 + b5s
5
a0 + a1s+ a2s2 + a3s3 + a4s4 + a5s5 + a6s6
(3.1)
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where
a0 =
go1go3go4gobgmz
Rz
b0 =
gm1gm3gm4gmagmb
Rz
a1 =
Cmgm3gm4gmagmb
Rz
b1 = Czgm1gm3gm4gmagmb
a2 = CmCzgm3gm4gmagmb b2 =  CmCzgm1go3gob
Rz
a3 =
CLCmCzgo3gob
Rz
b3 =  CmCzCpbgm1go3
Rz
a4 =
CLCmCzCpb
Rz
b4 =  CmCzCpbCp3gm1
Rz
a5 =
CLCmCzCpbCp3
Rz
b5 =  CmCzCpbCp3Cpzgm1
a6 = CLCmCzCpbCp3Cpz
(3.2)
The above transfer function, Equation 3.1, can be expressed in factored form as given in
Equation 3.3 by using the approach in [35].
H(s) =
Adc[(1 +
1
!z1
s)(1 + 1
!z2
s)(1 + 1
!z3
s)(1 + 1
!z4
s)(1 + 1
!z5
s)]
(1 + 1
!3dB
s)(1 + 1
!oQ
s+ 1
!2o
s2)(1 + 1
!p3
s)(1 + 1
!p4
s)(1 + 1
!p5
s)
(3.3)
where
Adc =
gm1gm3gm4gmagmb
go1go3go4gobgmz
!3dB =
go1go3go4gobgmz
Cmgm3gm4gmagmb
!z1 =
1
RzCz
!oQ =
1
RzCz
 !z2 = gm3gm4gmagmbRz
Cmgo3gob
!2o =
gm3gm4gmagmb
CLCzgo3gob
!z3 =
gob
Cpb
!p3 =
gob
Cpb
!z4 =
go3
Cp3
!p4 =
go3
Cp3
!z5 =
1
RzCpz
!p5 =
1
RzCpz
(3.4)
From the detailed transfer function in factored form, we obtain a simplified transfer
function by observing that !z(3 5) = !p(3 5) resulting in pole zero cancellation at very
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high frequency, outside the band of interest. It can be noted that imperfections in the pole-
zero cancellation does not affect system performance as they are way outside the band
of interest. Also the non-minimum phase zero (RHP) !z2 is at high enough frequency
and hence ignored in the simplified transfer function given in Equation 3.5 with the terms
having similar definitions as that of the detailed transfer function in factored form given in
Equation 3.4
H(s) =
Adc(1 +
1
!z1
s)
(1 + 1
!3dB
s)(1 + 1
!oQ
s+ 1
!2o
s2)
(3.5)
From the simplified transfer function Equation 3.5, it can be seen that the somewhat com-
plex transfer function reduces to a simple form which enhances circuit analysis and per-
formance tracking.
The phase margin of the proposed system is given in Equation 3.6. Improvement in
the phase performance by !z1 can clearly be seen is this equation.
PM =180   arctan

GBW
w3dB

  arctan
2664 GBWwo
Q

1 

GBW
wo
2
3775+ arctanGBWwz1

=90   arctan
2664 GBWwo
Q

1 

GBW
wo
2
3775+ arctanGBW!z1

(3.6)
Similarly, GBW of the proposed design is given by Equation 3.7 which follows the
general GBW of multistage amplifiers.
GBW = Adc  !3dB  gm1
Cm
(3.7)
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3.3 Circuit Performance
The circuit performance can be broadly placed under two groups, namely small signal
performance and large signal performance.
3.3.1 Small Signal Performance
The small signal performance is mainly characterized by the GBW and the stability
margins, PM and GM of the system. The simplified transfer function was obtained un-
der small signal conditions. The DC gain given by Adc in Equation 3.4 shows that the
gain term is contributed by an additional transconductance gm4 which increases the gain
in comparison to the other 3 stage counterpart [3]. Also for the same DC gain, the addi-
tional gm stage reduces the individual gm’s required in the 3 stages OTA which effectively
reduces the current consumption assuming the same overdrive in both cases.
From Equation 3.6, the effect of the active zero can clearly be seen. The design steps
start by setting the GBW given in Equation 3.7 and placing !o > GBW . According to
Equation 3.4, !o depends on gma, gmb, gm3 and gm4 which can be optimized to place !o
for a given power and a particular capacitive load, CL and PM. Also the !z1 is placed in
the vicinity of !o so as to reduce the phase degradation by the complex pole. Cz should be
set so as to not push !o to close to GBW and at the same time sized well to create zero to
prevent the phase degradation. The flexibility in placing the zero is then achieved through
Rz which may affect the noise performance and also the range of load drive.
3.3.2 Large Signal Performance
The main large signal specification is slew rate which is defined as the maximum rate
of change of the output voltage with respect to time. As said earlier, gmf is implemented
optionally to help in the large signal performance of the OTA and hence has little or no
influence on the small signal performance. gmf forms a push-pull with the main input
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transistor of the fourth stage, gm4, mimicking a class AB effect. The slew rate (SR) is
given by Equation 3.8 which, due to the class AB effect provided by gmf , is limited by Cm
for low enough capacitive load. However for capacitive loads in the nF-range, the SR is
mostly limited by CL and hence the output stage.
SR  min

I1
Cm
;
I4
CL

(3.8)
The simplest way to improve SR is to increase the output load current. This however
increases the power consumption of the proposed design, hence a slew helper was imple-
mented to improve the SR performance of the system. This is will elaborated in a later
section (Section 3.5).
3.4 Design Procedure
Local feedback loop analysis (explained in Appendix C) is applied to the proposed
design and loop transfer function is given in Equation 3.9 and it magnitude plot is shown
in Figure 3.2. From the LFL of the proposed design, there is control over how omega,
!z1 and the limiting pole !3 are placed, hence its effective in its ability to drive wide range
as explained in Appendix C.
TLFL =   gmagmbgm3gm4
gmzgo1gobgo3go4
sCm(1 +
s
!z1
)
(1 + s
!1
)(1 + s
!2
)(1 + s
!3
)(1 + s
!4
)(1 + s
!5
)(1 + s
!6
)
(3.9)
!1 =
go4
CL
!2 =
go1
Cm
!3 =
gmz
Cz
!4 =
gob
Cpb
!5 =
go3
Cp3
!6 =
1
RzCpz
LG =
gmagmbgm3gm4
gmzgo1gobgo3
Cm
CL
! =
gmagmbgm3gm4
gmzgo1gobgo3
Cm
CL
!z1 =
1
RzCz
(3.10)
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Figure 3.2: LFL magnitude response of proposed design
From the simplified transfer function Equation 3.5, the LFL transfer function Equation
3.9, the equations for PM (Equation 3.6) and GBW (Equation 3.7), the design procedure
is given below. Note that this procedure is done with the assumption that the GBW, power
consumption, noise level and other important circuit are known priori.
 Determine gm1 to satisfy noise requirement and random offset
 From the particular GBW and gm1, Cm is determined
 Ensure that ! > GBW at large loads and also ! < !3 at low loads
 For a good phase margin, say > 45, place !o > GBW. !o are placed at 2 GBW
for PM=45
 !z1 > GBW to ensure single pole characteristics in band of interest. !z1 can ideally
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be used to cancel the limiting pole of LFL which will help extend !. However, this
will results in a minimal PM improvement by LHP zero !z1 in amplifier’s response
 To save area and also help with LFL’s PM at low load, !z1  3 GBW and placed
before !3 of LFL shown in Figure 3.2 (ie !z1  GBW < !3)
 Choosing Rz > 1=gmz ensures placing !z1 of the LFL before LFL’s !3 hence im-
proving PM in the LFL at low loads
 From Equation 3.4 !o / 1pCL hence the above condition can be achieved with low
power for low loads
 The design is optimized for the largest load
 The 4th-stage provide extra degree of freedom and hence low gm can be used saving
power and area.
 !o has an extra gm which means it is easier to situate it where you want in this case
2GBW with less power
3.5 Circuit Implementation
The circuit implementation is shown in Figure 3.3 and is implemented in IBM 130nm
CMOS process. The first stage is implemented with M100 108 where M100 is the biasing
transistor. M201 204 implements the second stage with the active zero generation block,
composed of Rz, Cz and gmz, embedded in the second stage to save power. gmz is im-
plemented with M202, gma and gmb with M201 and M204 respectively. The third stage is
implemented with M301 304 and the fourth stage with M401 402. The feedforward gmf is
implemented withM401 and gm4 withM402
As stated in Section 3.3, a slew rate helper is needed to improve the slewing perfor-
mance of amplifier with nF-range loads. A slew helper [36] which has two main parts, the
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Figure 3.3: Schematics of proposed amplifier core
detection part which detects the on-set of slewing and SR boosting part which is switched
on when the circuit starts slewing was implemented. The block diagram illustrating the
slew helper is shown in Figure 3.4. It can clearly be seen from this figure that, the slew
boosting path and the main signal path do not interrupts each other during normal opera-
tion. The detection block turns one of the two switches on, to either pump current into the
output capacitor or sink current from the output capacitor. This results in a faster charging
or discharging of the capacitor and hence improvement in slew rate. From Figure 3.5,M501
and M502 serve as the detection part and are connected to the input of the main amplifier
core. M503 andM504 act as current source loads to the inputM501 andM502 and are sized
to carry more current than the input pair (i.e. ID(503;504) > ID(501;502)). This condition
ensures that the drain voltage ofM503 andM504, VD(503) and VD(504) respectively, are low
enough to biasM507 andM508 which serve as the switch of the SR boosting stage in cut-off
at nominal operation. M505 and M506 mirrors the current from M507 to give a symmetric
SR boosting independent of whether falling or rising edge of the input is slewing.
At the nominal circuit operation, VD(503) and VD(504) are low, biasing the switches,
M507 andM508, in cut-off. Assuming a pulse is applied to the input as shown in Figure 3.6,
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Figure 3.4: Block diagram of slew helper
Figure 3.5: Circuit implementation of slew helper
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VD(503) goes high turning onM507 whilesM508 is still off as VD(504) goes down. Through
M505 andM506, current is injected to the output, charging the output capacitor faster. With
a pulse as shown in Figure 3.7 the opposite effect happens. In this caseM508 is turned on
drawing current from the output and hence discharging the output capacitor faster.
Figure 3.6: Working principle of Slew helper in charging CL
Figure 3.7: Working principle of Slew helper in discharging CL
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This slew helper has minimal power overhead and does not affect the small signal per-
formance of the OTA. This improves large signal performance of the system with minimal
or no added current consumption. Care must be taking in deciding on how large ID(503;504)
should be in comparison to ID(501;502) since this affects the voltage step that turns on the
switches and hence the SR boosting stage.
Following the design procedure in Section 3.4 and using the schematic shown in Figure
3.3, the parameters and transistor sizes are respectively shown in Table 3.1 and Table 3.2.
Parameter Value Parameter Value
gm1 (S) 32.3 gm4 (S) 570.8
gma (S) 103.3 gmf (S) 796.2
gmb (S) 117.2 Cm (pF) 2.3
gmz (S) 102.7 Cz (pF) 0.8
gm3 (S) 201.3 Rz (k
) 30
Table 3.1: Parameter values
Transistor W/L (m/ m) IF Transistor W/L (m/ m) IF
M101;102 4(0.45/0.35) 7 M203 8(0.76/0.4) 9.8
M103;104 2(0.81/0.8) 11 M301 12(0.8/0.5) 12.8
M105;106 2(0.8/0.7) 1.5 M302;304 4(0.5/0.4) 9
M107;108 2(1.07/0.8) 2.8 M303 14(0.76/0.4) 10
M201 10(0.6/0.5) 9.7 M401 32(1.44/0.5) 10
M202;204 2(0.45/0.4) 10 M402 4(0.5/0.2) 24.5
M100 (bias) 8(1.62/1) 5.6
Table 3.2: Transistor sizing
This design is laid out using IBM 130nm CMOS PDK. The amplifier core alone with-
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out slew helper and one with slew helper is laid out. Good layout techniques including
common centroid, inter-digitization, guard ringing etc were used ensuring low mismatch
effects and reduction in deterministic errors. The layout of both OTA individually and on
a padframe is shown in Appendix D.
3.6 Simulation Results
To check both small and large signal performances of the OTA, the following simula-
tions were carried using Virtuoso Analog Design Environment with Spectre as the simu-
lator. For small signal performance which is mainly the measurement of stability margins,
DC Gain and GBW, stb analysis was performed. The large signal performance was done
using transient response and the slew rate was measured. DC simulation was performed
to measure the power consumption of the OTA.
3.6.1 Small Signal Performance
Post layout simulation results obtained from stb analysis performed on the proposed
design are given below for 400pF and 12nF loads. Simulation for 15nF is also added to
see how the proposed design works at that load (so as to compare with literature).
Figure 3.8 shows the frequency response of the proposed design under 400pF ca-
pacitive loading condition. The zero of the active zero generation block can clearly be
seen in this response. With CL = 400pF , !o is pushed to a higher frequency than the
zero hence the zero flattens the  20dB=dec slope before the !o kicks in, resulting in
 40dB=dec after !o. The measured stability margins under this condition is PM = 86:9
and GM = 15:4dB, with GBW = 2:12MHz.
Under 12 nF loading condition shown in Figure 3.9 the proposed design shows a well-
behaved system with stability margins of PM = 46:9 and GM = 13dB. The !o is
within 10 decades of the GBW designed for, (which is 2MHz) hence reducing the GBW
to 1:77MHz
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Figure 3.8: Frequency response of proposed design @ 400pF capacitive load
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Figure 3.9: Frequency response of proposed design @ 12nF capacitive load
Though the proposed OTA was not design for a capacitive load of 15nF, it can be seen
from Figure 3.10 that the system produce acceptable response giving PM and GBW of
42:2 and 1.66 MHz respectively (See Table 3.3). The small signal performance under the
different load conditions are tabulated in Table 3.3.
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Figure 3.10: Frequency response of proposed design @ 15nF capacitive load
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Figure 3.11: PM and GBW variation with load capacitance
3.6.2 Large Signal Performance
The transient response under 400pF, 12nF and 15nF loading conditions are given be-
low. From Figure 3.13 and 3.14, the improvement by the slew helper can clearly be seen.
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400pF 12nF 15nF
DC Gain (dB) 114.6 114.6 114.6
IDD (A) 119.6 119.6 119.6
GM (dB) 15.4 13 12.86
GBW (MHz) 2.12 1.77 1.66
PM (o) 86.9 46.9 42.2
SR(V/s) 2.66 0.19 0.17
Table 3.3: Post-layout simulation summary
Aside the reduction of the overshoot, the slew helper’s effect is not very obvious in the
400pF loading condition. Unlike other enhancement schemes, this slew helper depends
on the input signal themselves to detect slewing and not internal nodes like those in [27].
Also the scheme did not affect small signal response and it worked well across corners
evident in Table 3.5 and Appendix E.
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Figure 3.12: Transient response of proposed design @ 400pF load
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Figure 3.13: Transient response of proposed design @ 12nF load
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Figure 3.14: Transient response of proposed design @ 15nF load
3.6.3 Monte Carlo and Corner simulation
The summary of Monte Carlo and Corner simulation (details of various simulations
are shown in Appendix E).
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Mean SD Min @ 3
DC Gain (dB) 113.56 1.38 109.42
IDD (A) 125.3 13.43 85.01
GM (dB) 14.83 1.25 11.08
GBW (MHz) 1.85 0.045 1.72
PM (o) 52.5 2.43 45.21
Table 3.4: Monte carlo simulation @ 12nF load, N=100
From Table 3.4, the minimum performance parameters @ 3 suggest that at least
99.7% of the yield will have this minimum parameters. This means that mismatches do
not affect the design much if good layout techniques are used. Variation of performance
TT FF SS FS SF
DC Gain (dB) 113.6 113.4 113.4 112.8 114
IDD (A) 123.4 129.6 118.4 123.1 123.6
GM (dB) 14.76 16.79 12.95 16.15 13.33
GBW (MHz) 1.86 1.94 1.75 1.75 1.94
PM (o) 52.3 54.4 49.7 54.2 49.4
Table 3.5: Corner simulation for 12nF load @ 27oC
due to process has been done on the proposed design. From Table 3.5, DC gain records
worst perform of 112.8 dB under FS corner, worst GM and GBW were recorded as 12.95
dB and 1.75 MHz respectively under SS corner and worst PM of 49.4  under SF corner.
Even under these corners the proposed design has comparable performances as existing
strategies in literature.
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3.6.4 Table of Comparison
The performance of the proposed OTA was compared with both 3 stage OTAs (Table
3.6 ) and 4 stage OTAs (Table 3.7 ) in literature. The proposed designed has admirable
performance in comparison to existing solution.
Ref Ref Ref Ref Ref This work This work
Specifications [22] [18] [37] [25] [3] (no helper) (with helper)
Tech (m) 0.5 0.35 0.35 0.35 0.35 0.13 0.13
CL(pF) 120 150 500 150 15000 12000 12000
Power (mW ) 0.42 0.045 0.225 0.03 0.144 0.146 0.144
IDD (mA ) 0.21 0.03 0.15 0.02 0.072 0.12 0.12
VDD(V) 2 1.5 1.5 1.5 2 1.2 1.2
GBW(MHz) 9 2.85 1.4 4.4 0.95 1.97 1.77
SR(V/s)@ 1nF/12nF 0.51 1.04 2 1.8 0.22 0.98/0.09 1.18/0.19
FOMS =
GBWCL
Power 2567 9500 3111 22000 98958 161343 147993
FOML =
SRCL
Power 972 3450 4445 9000 22917 7371 15636
IFOMS =
GBWCL
IDD
5134 14250 4667 33000 197916 193612 177591
IFOML =
SRCL
IDD
1943 5175 6667 13500 45834 8845 19064
Area (mm2) 0.015 <0.02 0.075 <0.02 0.016 0.006 0.007
CTotal(pF) 4 2.02 50 1.6 2.6 3.1 3.1
Capacitive Load Range 1x 1x 1x 1x 15x 30x 30x
Table 3.6: Performance comparison with 3 stage OTAs
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Ref Ref Ref Ref Ref This Work This Work
Specifications [38] [39] [17] [32] [10] (no helper) (with helper)
Tech(m) 1.5 0.8 2 0.12 0.35 0.13 0.13
CL(pF) 250 10 20 500 1000 12000 12000
Power (mW ) 10 4.5 0.68 1.4 0.156 0.146 0.144
IDD (mA ) 2 0.3 0.34 1.4 0.052 0.12 0.12
VDD(V) 5 1.5 2 1 3 1.2 1.2
GBW(MHz) 2 6 0.61 40.2 2.98 1.97 1.77
SR(V/s)@ 1nF/12nF 1.5 13 2.5 17.52 1.18 0.98/0.09 1.18/0.19
FOMS =
GBWCL
Power 50 133 18 14357 19103 161343 147993
FOML =
SRCL
Power 38 289 74 6257 7564 7371 15636
IFOMS =
GBWCL
IDD
250 200 36 14357 57308 193612 177591
IFOML =
SRCL
IDD
188 433 147 6257 22692 8845 19064
Area (mm2) 0.625 0.05 0.22 0.017 0.014 0.006 0.007
CTotal(pF) 34.5 4.9 – 17.6 9.7 3.1 3.1
Capacitive Load Range 1x 1x 1x 1x 1x 30x 30x
Table 3.7: Performance comparison with 4 stage OTAs
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4. DESIGN TRADE-OFF
Analog Circuit design has a lot of specifications which are dependent and most times
trade off among themselves. According to [2], the author refers to these interdependencies
as "analog design octagon" as shown in Figure 4.1. From Figure 4.1, we identify these per-
formance specifications as power dissipation, noise, linearity, gain, supply voltage, voltage
swings, speed and input/output impedance. I will hasten to add that, area can be added to
these interdependencies.
Figure 4.1: Analog design octagon
Reprinted from [2]
To illustrate this trade off, consider a simple common source amplifier shown in Fig-
ure 4.2 (a). The gain is given by Vout=Vin = gmRD ignoring all second order effect. As
can be seen the input-output characteristics varies with input current level affecting the
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Figure 4.2: (a) Common source amplifier (b) Common source amplifier with resistive
degeneration
amplifier linearity. In a quest to improve linearity, resistive degeneration is used as shown
in Figure 4.2 (b) with Rs which introduce thermal noise. Also the new gain is reduced to
 RD=Rs with this approximation valid for gmRs  1 which requires more power dissi-
pation. From the above illustration, the various performance specifications are interrelated
and analog design, as the author of [2] puts it, involves a multidimensional optimization
process.
In the sections that follows, the input pair width is varied and the effects on various
system performances are observed.
4.1 Linearity
The measure of linearity is mostly done through the use of Total Harmonic Distortion
(THD).Linearity is the measure of variation of the small signal gain as the input level
changes.A transient response is run and a dft is performed to measure thd (see Figure 4.3
and 4.4)
These responses are obtained for a closed loop system with input amplitude of 300mV
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Figure 4.3: Closed loop transient response with 300mV amplitude
Figure 4.4: DFT performed on the transient response
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and a THD of 0.27% is obtained. THD deteriorates as the input amplitude increases and
this is illustrated in Figure 4.5. The input amplitude, Vamp to obtained 1% THD is 368 mV
as shown in Figure 4.5
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Figure 4.5: Variation of THD with input signal amplitude in unity feedback
The input pair width limits the linearity performance of the system [2]. The linearity is
shown to improve for increasing input pair width while maintaining the bias current Ibias
constant at 4A. Increasing the input pair with results in increased gm from Equation 4.2
hence increasing the loop gain. The observed trend off reduction in % THD (improvement
in linearity) is mainly due to the increased loop gain of the unity feedback configuration.
The linearizing effect of negative feedback (unity feedback) increase for increasing input
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pair width as observed in Figure 4.6 with the Ibias = 4A Vamp = 300mV .
ID =
1
2
nCox
W
L
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2 (4.1)
gm =
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Figure 4.6: Variation of THD with input pair width. Constants : Ibias = 4A; Vamp =
300mV
As can be seen, the %THD at input pair width w = 25m, is 7.82m compared to the
%THD@ nominal input pair width (w = 1:8m) = 271m. Figure 4.6 shows that the THD
decreases, hence linearity becomes better, as the input pair width increases.
4.2 Noise
There are 5 noise sources according to [40] namely Shot noise, Thermal noise, Flicker
noise, Burst (pop-corn) noise and Avalanche noise. The main noise source for MOSFET
and hence considered here for the proposed OTA are thermal noise and flicker noise.
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Figure 4.7: Noise source of transistor
Consider a single transistor shown in Figure 4.7, i2d is current noise spectral density
and v2eq input referred voltage noise spectral density. i
2
d has two main component, that due
to flicker noise i2d;fn and that due to thermal noise i
2
d;tn. Similarly v
2
eq is composed of v
2
eq;fn
and v2eq;tn. Current noise is the real noise source, however to ensure easy system analysis
current noise sources are input referred as voltage noise sources. Assuming the transistor
is in saturation, the following thermal and flicker noise densities are obtained.
i2d;fn =
KFg
2
m
WLCoxf
(4.3)
i2d;tn =
8kTgm
3
(4.4)
i2d = i
2
d;fn + i
2
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KFg
2
m
WLCoxf
+
8kTgm
3
(4.5)
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=
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(4.7)
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2
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8kT
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
1
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
1
f

(4.8)
where k is Boltzmann constant, T is absolute temperature in Kelvin, Cox is capacitance
per unit gate area of the oxide layer and KF is the proportionality constant and is device
dependent. The noise level is obtained by integrating the spectral density over frequency
of interest.
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Noise analysis of amplifier involves adding the individual noise source of various tran-
sistors and referring it to input as either input referred voltage or current noise. As the
number of stages becomes greater in our quest to increase DC Gain or other parameters,
the number of transistors and hence noise sources increases. However, according to [41],
the thermal noise level of an amplifier is a product of two terms, noise of input differential
pair and noise factor which is the contribution from other transistors. Using this approach
the noise level of the proposed OTA can be approximated by Equation 4.9
Vnoise 
 s
8kT
gm1
(BW )
!r
1 +
gm2
gm1
+
gm3
gm1A2v2
+
gm4
gm1A2v3A
2
v2

+
s
6kTRz
g2mz
g2maAv1
(BW )
(4.9)
where
Av1 =
gm1
go1
Av2 =
gmagmb
gmzgob
Av3 =
gm3
go3
(4.10)
Also BW is the signal bandwidth which relates to the noise bandwidth NBW for single
pole system by NBW = (=2)BW
From Equations 4.9 and 4.10, it can be seen that increasing the input pair transconduc-
tance, gm1, through increasing input pair width for a constant current as shown in Equation
4.2, increases the first stage gain which reduces the noise level. Also from the definition
of flicker noise voltage spectral density (Equation 4.6), increasing the width increases the
transistor area which reduces the flicker noise. Figure 4.8 shows the noise performance of
the system at nominal width and current of 1.8 m and 4 A respectively.
The noise performance for increasing input pair width @ 300 kHz and 4.5 MHz is
shown in Figures 4.9 and 4.10 respectively. It can be observed that, the noise performance
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Figure 4.8: Equivalent input referred noise. Constants Ibias = 4A; w = 1:8m
improves at these frequencies of interest (300 kHz and 4.5 MHz) for increasing input
pair width. For example, the noise performance for nominal input pair width = 1:8m @
300kHz is 74:2nV=
p
Hz. This decreased to 52:2nV=
p
Hz at input pair width, w = 25A.
From the section 4.1 and this section 4.2, it can be seen that both linearity and noise
increases for increasing width at the expense of area. Note that, the opposite variation of
noise and linearity is mostly due to the linearization technique involving the resistor as
illustrated in Figure 4.2
4.3 Stability
To the first approximation, capacitive load does not affect the linearity and noise per-
formance. However, since the gm of the input pair width increases with w (Equation 4.2),
the stability of the proposed OTA should be observed in our quest to increase the linearity
and noise performances of the OTA.
At nominal width w = 1:8m and a load of 12nF, PM = 47:2 and GBW =
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Figure 4.9: Variation equivalent input referred noise @ 300kHz with input pair width.
Constant Ibias = 4A
1:757MHz given a well stabilized system with acceptable transient performance. Figure
4.12 shows that the PM = 38:4 andGBW = 2:55MHz@ input pair width, w = 25m
which will contain lots of ringing because of PM degradation. Also Figure 4.11 shows that
PM = 85:6 and GBW = 3:05MHz with a load cap, CL = 400pF and input pair width
w = 25m which is well behaved and has acceptable transient performance.
From the above it can be concluded that, though CL does not affect the linearity and
noise performance of the system, it affects stability and limits the amount of improvement
in linearity and noise performance that can be obtained at the large load ends. This effect
is minimal or non-observable at low load ends.
4.4 Power Consumption Estimate
The power and area bottleneck is mainly due to the location of complex/real non-
dominant poles. For phase margin, PM> 45 you want !o > GBW. The transfer function
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Figure 4.10: Variation equivalent input referred noise @ 4.5MHz with input pair width.
Constant Ibias = 4A
10 20 30 40 50
85
86
87
88
PM
(
)
PM
2
2:5
3
Input pair width,w ( m)
G
B
W
(M
H
z)
PM
GBW
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Figure 4.12: Variation of PM and GM with input pair width. Constant:Ibias = 4A CL =
12nF
and the various terms are repeated here for continuity.
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=
K
CL
(4.15)
Q = RzCz
s
CLCzgo3gob
gm3gm4gmagmb
(4.16)
GBW =
gm1
Cm
(4.17)
PM = 90o   arctan
0BB@ GBWwo
Q

1 

GBW
wo
2
1CCA+ arctanGBWwz1

(4.18)
The power consumption for different capacitive load is estimated using the above equa-
tions. The steps in arriving at this estimation is enumerated below
 According to Equation 4.15 !o / 1pCL , which implies for low loads !o becomes
bigger.
 For a low capacitive load CL;new < CL;old,
!2o;new
!2o;old
=
KnewCL;old
KoldCL;new
= Cr
Knew
Kold
(4.19)
Cr =
CL;old
CL;new
(4.20)
K =
gm3gm4gmagmb
Czgo3gob
(4.21)
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Figure 4.13: Power consumption estimation for different load Constants: Vov and !o
Equation 4.19 shows for same !o, Knew should be reduced by the same amount
CLnew is reduced in comparison with CL;old
 Assuming theCz is not changed, the above condition for K results in the gm’s values
being reduced by about Cr assuming equal gm reduction
 This means for same Vov the current for implementing gm3, gm4, gma, and gmb are
reduced by about 14pCr each.
 This results in about

1  14pCr

% saving in the total current consumption 1
 From Figure 4.13, it can be seen that much saving in current consumption can be
achieved as the load reduced for a fix !o and Vov
 Note that choosing a smaller value of gm1 will results in both current and area saving
for a particular GBW, however your noise and offset may be high.
1This maybe different depending on what you care about and the inversion levels used
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 Choosing high gm1 for noise offset consideration may require higher Cm for a par-
ticular GBW, sacrificing area for noise and offset.
Using the above power estimation, a load of 300pF results in a total current consump-
tion of 40A (60% change in current) compared with the 120A used in the 12nF case.
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5. SUMMARY AND CONCLUSIONS
A four stage OTA with active zero generation block has been proposed. The proposed
design has a wide load range (30) which is the highest in literature. This is achieved
with a minimal power and area overhead. The proposed design combines the active zero
generation of [3] and the extra transconductance stage to realize a new four stage OTAwith
admirable system performance. A slew helper discussed in Section 3.5 shows enhanced
large signal performance of the proposed design. Chapter 4 considers the various design
trade off, which shows power saving as the load capacitor is reduced. Also techniques to
improve the various systems parameters like linearity and noise are suggested.
The proposed occupies an active area of 0:007mm2 and consumes only 143:5W of
power. It achieves a DC Gain of 114.6 dB,GM > 13dB,GBW > 1:77MHz and PM >
46:9. The slew helper ensures a slew rate of 0:19V=s @ 12nF load. The proposed
design was implemented on 130 nm IBM CMOS process. The table of comparison, Table
3.6 and 3.7, show better enhanced performance of the proposed design in comparison with
existing solutions in literature.
65
REFERENCES
[1] S. Franco, Design with operational amplifiers and analog integrated circuits.
McGraw-Hill, 2014.
[2] R. Behzad, Design of analog CMOS integrated circuits. McGraw-Hill, 3rd ed., 2001.
[3] Z. Yan, P. I. Mak, M. K. Law, and R. P. Martins, “A 0.016-mm2 144w three-stage
amplifier capable of driving 1-to-15 nf capacitive load with > 0:95mhz gbw,” IEEE
Journal of Solid-State Circuits, vol. 48, pp. 527–540, Feb 2013.
[4] E. Rogers, “Stability analysis of low-dropout linear regulators with a pmos pass ele-
ment,” tech. rep., Application Report ,Texas Instruments Inc., 1999.
[5] V. Dhanasekaran, J. Silva-Martinez, and E. Sanchez-Sinencio, “Design of three-stage
class-ab 16 ! headphone driver capable of handling wide range of load capacitance,”
IEEE Journal of Solid-State Circuits, vol. 44, pp. 1734–1744, June 2009.
[6] “Specifications and architectures of sample-and-hold amplifiers,” tech. rep., Appli-
cation Note No.SNOA223,Texas Instruments Inc., 1992.
[7] W. Kester and W. Jung, “Optimizing the feedback network for maximum bandwidth
flatness in wideband cfb op-amps,”
[8] P. R. Gray, Analysis and design of analog integrated circuits. Wiley Publishing,
5th ed., 2009.
[9] P. Barua, “A novel architecture for nanometer scale low power vlsi design,” in Com-
puter and Information Technology (ICCIT), 2012 15th International Conference on,
pp. 490–494, Dec 2012.
66
[10] A. D. Grasso, G. Palumbo, S. Pennisi, and G. D. Cataldo, “High-performance fre-
quency compensation topology for four-stage otas,” in Electronics, Circuits and Sys-
tems (ICECS), 2014 21st IEEE International Conference on, pp. 211–214, Dec 2014.
[11] H. S. Black, “Inventing the negative feedback amplifier: Six years of persistent search
helped the author conceive the idea "in a flash" aboard the old lackawanna ferry,”
IEEE Spectrum, vol. 14, pp. 55–60, Dec 1977.
[12] G. F. Franklin, D. J. Powell, and A. Emami-Naeini, Feedback control of dynamic
systems. Prentice Hall PTR,USA, 4th ed., 2001.
[13] “Op amps for everyone,” tech. rep., Design Reference No.SLOD006A,Texas Instru-
ments Inc., September 2001.
[14] R. Eschauzier and J. Huijsing, Frequency compensation techniques for low-power
operational amplifiers. Kluwer Academic Publishers, 1995.
[15] K. N. Leung and P. K. T. Mok, “Analysis of multistage amplifier-frequency com-
pensation,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and
Applications, vol. 48, pp. 1041–1056, Sep 2001.
[16] K. N. Leung, P. K. T. Mok, and W.-H. Ki, “Right-half-plane zero removal technique
for low-voltage low-power nested miller compensation cmos amplifier,” in Electron-
ics, Circuits and Systems, 1999. Proceedings of ICECS ’99. The 6th IEEE Interna-
tional Conference on, vol. 2, pp. 599–602 vol.2, Sep 1999.
[17] F. You, S. H. K. Embabi, and E. Sanchez-Sinencio, “A multistage amplifier topology
with nested gm-c compensation for low-voltage application,” in Solid-State Circuits
Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE Interna-
tional, pp. 348–349, Feb 1997.
67
[18] X. Peng and W. Sansen, “Transconductance with capacitances feedback compen-
sation for multistage amplifiers,” IEEE Journal of Solid-State Circuits, vol. 40,
pp. 1514–1520, July 2005.
[19] A. D. Grasso, G. Palumbo, and S. Pennisi, “Advances in reversed nested miller com-
pensation,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54,
pp. 1459–1470, July 2007.
[20] J. Ramos and M. S. J. Steyaert, “Positive feedback frequency compensation for low-
voltage low-power three-stage amplifier,” IEEE Transactions on Circuits and Sys-
tems I: Regular Papers, vol. 51, pp. 1967–1974, Oct 2004.
[21] K. N. Leung, P. K. T. Mok, W.-H. Ki, and J. K. O. Sin, “Three-stage large capacitive
load amplifier with damping-factor-control frequency compensation,” IEEE Journal
of Solid-State Circuits, vol. 35, pp. 221–230, Feb 2000.
[22] X. Fan, C. Mishra, and E. Sanchez-Sinencio, “Single miller capacitor frequency com-
pensation technique for low-power multistage amplifiers,” IEEE Journal of Solid-
State Circuits, vol. 40, pp. 584–592, March 2005.
[23] P. Liao, P. Luo, B. Zhang, and Z. Li, “Single capacitor with current amplifier compen-
sation for ultra-large capacitive load three-stage amplifier,”Microelectronics Journal,
vol. 44, no. 8, pp. 712 – 717, 2013.
[24] S. S. Chong and P. K. Chan, “Cross feedforward cascode compensation for low-
power three-stage amplifier with large capacitive load,” IEEE Journal of Solid-State
Circuits, vol. 47, pp. 2227–2234, Sept 2012.
[25] X. Peng, W. Sansen, L. Hou, J. Wang, and W. Wu, “Impedance adapting compen-
sation for low-power multistage amplifiers,” IEEE Journal of Solid-State Circuits,
vol. 46, pp. 445–451, Feb 2011.
68
[26] Z. Yan, P. I. Mak, M. K. Law, and R. P. Martins, “Ultra-area-efficient three-stage
amplifier using current buffer miller compensation and parallel compensation,” Elec-
tronics Letters, vol. 48, pp. 624–626, May 2012.
[27] W. Qu, J. P. Im, H. S. Kim, and G. H. Cho, “A 0.9v 6.3w multistage amplifier
driving 500pf capacitive load with 1.34mhz gbw,” in 2014 IEEE International Solid-
State Circuits Conference Digest of Technical Papers (ISSCC), pp. 290–291, Feb
2014.
[28] S. Guo and H. Lee, “Dual active capacitive feedback compensation for low-power
large capacitive load three-stage amplifiers,” IEEE Journal of Solid-State Circuits,
vol. 46, pp. 452–464, Feb 2011.
[29] H. Lee, K. N. Leung, and P. K. T. Mok, “A dual-path bandwidth extension amplifier
topology with dual-loop parallel compensation,” IEEE Journal of Solid-State Cir-
cuits, vol. 38, pp. 1739–1744, Oct 2003.
[30] H. Lee and P. K. T. Mok, “Active-feedback frequency-compensation technique for
low-power multistage amplifiers,” IEEE Journal of Solid-State Circuits, vol. 38,
pp. 511–520, Mar 2003.
[31] R. Yousry and K. Sharaf, “Ac boosting compensation with zero cancellation for mul-
tistage amplifiers,” in 2007 Internatonal Conference on Microelectronics, pp. 161–
164, Dec 2007.
[32] W. Yan, R. Kolm, and H. Zimmermann, “Efficient four-stage frequency compensa-
tion for low-voltage amplifiers,” in 2008 IEEE International Symposium on Circuits
and Systems, pp. 2278–2281, May 2008.
[33] M. Mojarad and M. Yavari, “A low-power four-stage amplifier for driving large ca-
pacitive loads,” International Journal of Circuit Theory and Applications, vol. 42,
69
pp. 978–988, Sept 2014.
[34] A. D. Grasso, G. Palumbo, and S. Pennisi, “High-performance four-stage cmos ota
suitable for large capacitive loads,” IEEE Transactions on Circuits and Systems I:
Regular Papers, vol. 62, pp. 2476–2484, Oct 2015.
[35] A. D. Grasso, D. Marano, S. Pennisi, and G. Vazzana, “Symbolic factorization
methodology for multistage amplifier transfer functions,” International Journal of
Circuit Theory and Applications, vol. 44, no. 1, pp. 38–59, 2016. CTA-14-0177.R2.
[36] K. Nagaraj, “Cmos amplifiers incorporating a novel slew rate enhancement tech-
nique,” in Custom Integrated Circuits Conference, 1990., Proceedings of the IEEE
1990, pp. 11.6/1–11.6/5, May 1990.
[37] A. D. Grasso, G. Palumbo, and S. Pennisi, “Three-stage cmos ota for large capacitive
loads with efficient frequency compensation scheme,” IEEE Transactions on Circuits
and Systems II: Express Briefs, vol. 53, pp. 1044–1048, Oct 2006.
[38] S. Pernici, G. Nicollini, and R. Castello, “A cmos low-distortion fully differential
power amplifier with double nested miller compensation,” IEEE Journal of Solid-
State Circuits, vol. 28, pp. 758–763, Jul 1993.
[39] R. G. H. Eschauzier, R. Hogervorst, and J. H. Huijsing, “A programmable 1.5 v
cmos class-ab operational amplifier with hybrid nested miller compensation for 120
db gain and 6 mhz ugf,” in Solid-State Circuits Conference, 1994. Digest of Technical
Papers. 41st ISSCC., 1994 IEEE International, pp. 246–247, Feb 1994.
[40] “Noise analysis in operational amplifier circuits,” tech. rep., Application Report No.
SLVA043B,Texas Instruments Inc., 2007.
[41] S. Palermo, “Ecen474 class note lecture 11:noise,” 2016.
70
APPENDIX A
RATE OF CLOSURE (ROC)
Rate of closer (ROC) is defined as difference in the slope of |1/| (feedback factor) and
|a| (open loop gain) curves at the crossover frequency. The crossover frequency, fx in this
case is the frequency where |1/| and |a| curves intersect. ROC is a quick of telling the
stability of a system at a glance. This is able to be done by noting the empirical definition
of 6 (T (jfx)) in terms of ROC in Equation A.2 and hence the definition of PM in Equation
A.3.
ROC (in dB/dec) = Slope of
 1
(jfx)
  Slope ofa(jfx) (A.1)
6 (T (jfx)) =  4:5ROC (in dB/dec) (A.2)
PM (in degrees) = 180circ+ 6 (T (jfx)) = 180  4:5ROC (in dB/dec) (A.3)
From Figure the various ROC’s and hence the PM are calculated below.
 ROC1(jfx1)=10-(-20)=30 dB, PM1 = 180  4:5(30) = 45
 ROC2(jfx2)=0-(-20)=20 dB, PM2 = 180  4:5(20) = 90
 ROC3(jfx3)=0-(-40)=40 dB, PM3 = 180  4:5(40) = 0
 ROC4(jfx4)=(-20)-(-40)=20 dB, PM4 = 180  4:5(20) = 90
From the definition of PM in Equation A.3 and the examples shown, it can be con-
cluded that ROC< 30 is sufficient for a good PM and acceptable system dynamic perfor-
mance.
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Figure A.1: Magnitude response illustrating ROC.
Reprinted from [1]
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APPENDIX B
MILLER EFFECT
A floating impedance ZF as shown in Figure B.1, can be resolved into two impedances
Z1 and Z2 according to miller multiplicative effect. The details of this is shown below in
Equations
Figure B.1: Miller effect on a float impedance
Vin   Vout
ZF
=
Vin
Z1
=
 Vout
Z2
(B.1)
Z1 =
Vin
Vin   Vout = ZF
1
1  Av (B.2)
Z2 =  ZF Vout
Vin   Vout = ZF
1
1  1
Av
where Av =
Vout
V in
(B.3)
(B.4)
Assuming a capacitive impedance CF replaces ZF , Equation B.2 and B.3 changes
accordingly with C1 and C2 replacing Z1 and Z2 respectively. The new equation of C1
and C2 representing the input and output miller capacitance of the floating capacitor CF is
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given below
1
C1
=
1
CF

1
1  Av

) C1 = CF (1  Av) (B.5)
1
C2
=
1
CF
 
1
1  1
Av
!
) C2 = CF

1  1
Av

 CF (B.6)
(B.7)
It can be seen that the input is miller multiplied by (1   Av) termed and the output is
approximately CF
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APPENDIX C
LOCAL FEEDBACK LOOP ANALYSIS
Local feedback loop analysis is a concept used by [3] to characterize a compensation
strategy’s ability to drive wide load range. This concept is based on the reasoning that for
an amplifier to be compensated properly, its compensation loop/loops should be active up
until the amplifiers unity gain frequency (UGF). Three most important terms in the local
loop analysis are local loop gain, LG, local loop’s UGF, ! and !3 which the pole limiting
extension of !. ! turns out to be non-dominant pole of the amplifier and hence it’s
extension ensures improvement in PM. Also ! should be greater than amplifier GBW to
ensure a good phase margin. A larger ! implies you can get a larger amplifier GBW or
trade the GBW for large load drive.
A typical LFL magnitude plot is shown in Figure C.1. It can be observed that as load
increases ! decreases, moving towards GBW and hence degrading amplifier’s phase mar-
gin. Also as the load decreases, ! increases moving towards !3 and hence degrading the
LFL’s PM. This results in peaking the amplifier’s frequency response and hence degraded
amplifier’s gain margin, GM. It can be summarized that
 PM of amplifier limits the highest load an amplifier can drive
 GM of amplifier limits the lowest load an amplifier can drive
From the above discussion it can concluded that, an effective amplifier capable of
driving a wide range of load should have control of both ! and the limiting pole !4. A
table of existing 3 stage amplifiers’ ! and limiting pole are giving below.
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Figure C.1: Typical amplifier’s local feedback loop
Topology !=(gmL=CL) Limiting Pole
SMC [22] gm2
go2
go2
CL
AFFC [30] gm2Ca
go1Cm
go1
Cp1
CFCC [24] gm2Cc
go1Cp1
go2
C2
DLPC [29] gm2go4Ca
gm4go1Cb
go1
Cp1
DACFC [28] gm2Ca
go2Cp1
go2
Cp2
IAC [25] gm2Ra go2Ca
UAE [26] gm2Cm
go2Cz
1
RmCm
RAFFC [19] Cc1
Cc2
go1
Cp1
DFCFC [21] gm2+gm4
gm4
go1
Cm1
ACBC [31] (gm2 + gma)Ra ro2ro1 (ro2Ca + r01Cm)
go1g02g03
CmCaCL
PFC [20] Cm1
Cm2
go1
Cm
TCFC [18] gm2Cm1
go1go2RtCm2
go2
Cp2
SCCAC [23] kgm2R2Cm
Cp1
go2
Cp2
[3] gm2Rz CmCzCp1Cp2
gmb1
Cz
Proposed Design gmagmbgm3
gmzgobgo3
gmz
Cz
Table C.1: LFL parameters of various topologies
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APPENDIX D
LAYOUT
Figure D.1: Layout of OTA with slew helper
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Figure D.2: Layout of OTA without slew helper
Figure D.3: Pad frame of proposed design
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APPENDIX E
MONTE CARLO AND CORNER SIMULATIONS
To ascertain that the proposed design is robust to pvt and circuit mismatch, corner
simulations and Monte Carlo simulations were performed. The corners used are TT, SS,
SF, FS and FF. Also the Monte Carlo run was done at TT corner with N=100. The results
are shown below
Figure E.1: Monte carlo simulation: Magnitude response
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Figure E.2: Monte carlo simulation: Phase response
Figure E.3: Monte carlo simulation: DC gain
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Figure E.4: Monte carlo simulation: Phase margin
Figure E.5: Monte carlo simulation: GBW
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Figure E.6: Monte carlo simulation: Gain margin
Figure E.7: Monte carlo simulation: Total current
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